

FIG. 2
(PRIOR ART)





FIG. 3
(PRIOR ART)






FIG. 4 (PRIOR ART)









FIG. 5











FIG. 13A





FIG. 13B






FIG. 17






FIG. 20






FIG. 19



FIG. 21




FIG. 22




FIG. 23





FIG. 24



TO FIRST MRAM DATA REWRITE CONTROLLER

FIG. 26




FIG. 25




FIG. 27